


**PCT**WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>H04N 7/26, 7/58</b>		<b>A1</b>	(11) International Publication Number: <b>WO 97/39584</b>
			(43) International Publication Date: 23 October 1997 (23.10.97)
(21) International Application Number: <b>PCT/US97/05971</b>		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 10 April 1997 (10.04.97)			
(30) Priority Data: 08/631,084 12 April 1996 (12.04.96) US			
(71) Applicant: IMEDIA CORPORATION [US/US]; 6th floor, 288 The Embarcadero, San Francisco, CA 94107 (US).			
(72) Inventors: KRAUSE, Edward, A.; 35 Burgoyne Court, San Mateo, CA 94402 (US). SHEN, Paul; 1945 Pacific Avenue, No. 2B, San Francisco, CA 94109 (US).			
(74) Agents: HARTOGS, Michael, D. et al.; McCutchen, Doyle, Brown & Enersen, Three Embarcadero Center, San Francisco, CA 94111 (US).		Published With international search report.	

(54) Title: VIDEO TRANSCODER



(57) Abstract

A compressed video decoder/encoder (reencoder) system for varying the compression ratio of a compressed video program. The composite reencoder system implements tightly coupled elements for decoding and encoding compressed video data implementing techniques of header forwarding and utilizing an architecture in which a shared motion compensator supports both decoding and encoding operations simultaneously. The reencoder system may be introduced in a statistical multiplexer for generating a compressed video data stream multiplex suitable for use in cable distribution and other video distribution systems.

BEST AVAILABLE COPY

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 97/39584

PCT/US97/05971

1

## VIDEO TRANSCODER

## BACKGROUND OF THE INVENTION

5

## 1. Field of the Invention

The present invention generally relates to the encoding and distribution of compressed video programs. More particularly, the present invention relates to varying the compression ratio of digitally encoded video.

## 2. Background

The present invention relates to the encoding and distribution of compressed video programs. It is particularly suitable for use with a video compression technique known as *variable bit-rate (VBR) encoding*. VBR encoding can be used to overcome the well-known problem of most video compression encoders where the image quality tends to vary as a function of image complexity. Typically, a video program will contain a variety of scenes. Many of these scenes are lacking in motion or detail and are therefore easily compressed, while many other scenes contain complex details which are generally more difficult to compress, particularly when there is complex or random motion. Therefore, unless the available bandwidth is very high, the perceived quality of the decompressed and reconstructed images will tend to vary from one scene to the next. This problem becomes more serious as the available bandwidth is reduced until,

WO 97/39584

PCT/US97/05971

2

eventually, the video quality becomes unacceptable, often because of just a few problem scenes.

VBR encoding overcomes this problem by allocating more bits to those scenes which are difficult to compress and fewer bits to those scenes which are more easily compressed. In this way the decompressed and reconstructed images can be made to appear consistently uniform in quality, and therefore superior to the reconstructed images derived from a constant bit-rate (CBR) encoder adjusted for the same average rate of compression. As a result, it is possible to compress a video program more efficiently when using the VBR encoding technique. This not only increases the number and variety of programs or program streams that can be delivered over a communications channel of a given capacity, but also reduces the storage capacity requirements at the head end or other site where the program library is maintained.

A disadvantage of the VBR encoding technique is that it makes it difficult to manipulate or edit a compressed data stream. In particular, it is difficult to efficiently utilize a fixed-capacity communication channel since the variable bit-rate stream may at times exceed the capacity of the channel, while at other times, it may utilize only a fraction of the available channel capacity.

One known technique that is used to alleviate this problem is to buffer the compressed bit stream at the transmission end of the communication channel in order to convert the variable bit-rate stream to a

WO 97/39584

PCT/US97/05971

3

constant bit-rate stream. With this technique it is also necessary to buffer the signal received at the receiving end of the channel in order to recover the variable rate stream that is necessary for proper timing of the reconstructed video images. Unfortunately, the required amount of buffering for VBR-encoded streams would be prohibitively expensive and would introduce long delays into the distribution system. Moreover, existing video compression standards such as the Motion Picture Experts Group (MPEG) standards, a set of International Organization for Standardization/International Electrotechnical Commission (ISO/IEC) standards, specify limits on the amount of buffering needed for conforming decoders. Therefore, it is important that the received bit streams be decodable without exceeding these limits. MPEG is documented in ISO/IEC publications 11172 and 13818, respectively known as the MPEG-1 and MPEG-2 standards. As used hereafter, "MPEG" will be understood to refer to either MPEG-1 or MPEG-2.

One method of sending a VBR stream over a fixed-capacity channel is to convert the VBR stream to a CBR stream, where the CBR rate is at least as high as the peak variable rate. This can result in a very low channel utilization depending on the variance of the data rate. A technique that can be used to reduce the inefficiency of transmitting VBR encoded (and non-VBR encoded) programs over a fixed-capacity channel is to combine a plurality of program streams into a single multiplex. It is better to multiplex several VBR streams together and then convert the multiplex to a constant data rate than to individually convert each single stream

WO 97/39584

PCT/US97/05971

4

to a constant data rate. Although each additional program stream will increase the overall data rate of the multiplex, the variance of the average per stream data rate of this multiplex will tend to decrease in

5 approximate proportion to the number of program streams, assuming approximate statistical independence of the programs. Therefore, if the channel data rate is significantly greater than the average rate of a single program stream, then a large number of program streams

10 can be combined and hence, the channel utilization can be significantly improved. This technique is known in the art as *statistical multiplexing*.

One method of assuring that buffer overflow does not occur when using buffering is to add feedback

15 between the encoder buffer and the encoder. When the buffer approaches a full state, a buffer fullness signal from the buffer informs the encoder to increase the compression ratio so that the buffer does not overflow. When the buffer has more room, the feedback signal from

20 the buffer to the encoder enables the encoder to reduce the compression ratio in order to maximize image quality. Such a feedback mechanism is particularly effective when combined with statistical multiplexing. Individual buffers may be provided at the output of each encoder

25 before the inputs to the multiplexer, or a single buffer may be provided at the output of the multiplexer. In either case, a feedback signal, indicative of the level of fullness of the single buffer or the overall combined level of fullness of the individual buffers, is supplied

30 as an input to each of the encoders. By adjusting the compression ratio as a function of the total data rate

WO 97/39584

PCT/US97/05971

5

produced by the plurality of encoders, it becomes possible to reduce the size and frequency of the compression ratio adjustments.

The combination of encoder buffering with statistical multiplexing of multiple encoded program streams over fixed-capacity channels can be effective, but cannot always be applied. There are some situations where no feedback is possible between the output buffer(s) and the individual encoders. One such situation occurs when multiplexing *already encoded* data streams. Another occurs when the encoders are located in an area physically remote from the multiplexer. Both of these situations are referred to herein as *remote encoding*, indicating that encoding and multiplexing are carried out at separate times or places so that no feedback is possible from the multiplexer to the encoders of the program streams to be multiplexed.

The problem of matching the data rate of encoded programs to the maximum data rate of a broadcast channel is not limited to statistical multiplexing of multiple VBR-encoded programs. For example, a single program may be initially encoded at a first constant data rate (CBR) for distribution over a fixed-bandwidth channel. Then, if the compressed program is to be received at a particular location and subsequently redistributed over a second fixed-bandwidth channel, where the bandwidth of the second channel is less than that of the first, the data rate of the compressed program will need to be reduced. This is necessary to

WO 97/39584

PCT/US97/05971

6

avoid exceeding the second constant data rate  
corresponding to the bandwidth of the second channel.



WO 97/39584

PCT/US97/05971

7

**SUMMARY OF THE INVENTION**

From the foregoing, it can be appreciated that it is desirable to provide a mechanism for matching the data rate of encoded video programs as closely as possible to a maximum data rate of a subsequent broadcast channel. The present invention introduces methods and apparatus wherein in one aspect of the present invention the data rate corresponding to one or more CBR or VBR data streams is reduced in order to avoid exceeding the maximum data rate of a subsequent fixed-bandwidth channel. In a second aspect of the present invention, the data rate corresponding to one or more CBR or VBR data streams is adjusted to deliver constant picture quality where the level of quality can be specified to satisfy the requirements of a particular application.

These and other objects of the present invention are provided in a compressed video reencoder system in which a compressed video program at a first data rate is translated to a second data rate in order to accommodate a channel bandwidth at the second data rate. A first, independent-component mechanism for varying the compression ratio of the digitally encoded video program utilizes independent decoder and encoder components. The received video program at the first data rate is processed by an independent compressed video decoder wherein the compressed video program is decoded. The decoded program is then encoded by a subsequent independent video encoder with the compression ratio adjusted in accordance with the desired output data rate.

WO 97/39584

PCT/US97/05971

8

The independent decoder/encoder reencoder system utilizing independent decoder and encoder, while effective, is an inelegant, expensive approach to varying the compression ratio of a compressed video program. In accordance with additional aspects of the present invention, exemplary reencoder systems, described for use with the MPEG compression standards, introduce successive improvements to the de-coupled component reencoder system. In a first improved aspect, it is recognized that header information and motion vectors in the recompressed video program may be identical to the header information and motion vectors received at the first compression rate. In such a case the header information and motion vectors are said to be static information, information that does not change during the reencoding process. Thus, a header forwarding path is introduced, coupling the decoder and encoder portions of the reencoder system during compression. This reduces the data processing required by the encoder portion of the system and eliminates header calculation circuitry from the encoder. Logic is introduced for recognizing the header information at the decoder and forwarding it to the encoder and with additional logic for reinserting the header information into the outgoing compressed bit stream.

A significant aspect of the present invention is a decoder/encoder combination suitable for use with MPEG compression techniques which is capable of utilizing only a single shared motion compensator. A significant portion of the cost associated with the independent decoder/encoder method is the memory components required

WO 97/39584

PCT/US97/05971

9

by separate motion compensators for each stage. The improved reencoder system utilizes a shared motion compensator in a tightly coupled arrangement operating in a manner to adequately support both the decoding function and the reencoding function of the reencoder system while eliminating the expense and hardware required for a second motion compensator.

In accordance with another aspect of the present invention a reencoder system utilizing a shared motion compensator is taught wherein predictor subtraction is carried out in the DCT domain. In the MPEG implementation of this aspect of the present invention, an inverse discrete cosine transform (IDCT) unit is eliminated from the composite system, thus again reducing the cost and complexity of the reencoder system.

In accordance with another aspect of the present invention the composite reencoder system utilizing the shared motion compensator may be implemented in a manner to ensure a constant picture quality by varying the compression ratio in accordance with certain properties of a stream being recompressed. This is done by specifying a fixed quality desired and adjusting a parameter to the quantizer used for recompressing the encoded video data.

Another aspect of the present invention is realized by a statistical multiplexer which utilizes several of the composite reencoders of the present invention. The statistical multiplexer may receive numerous compressed data streams at a first data rate and desire that they be combined into a data stream

WO 97/39584

PCT/US97/05971

10

multiplex. The statistical multiplexer system may vary the compression ratios of the outputs of the reencoders by measuring a buffer depth associated with the generated data stream multiplex.

5                   In accordance with a final aspect of the present invention, a system architecture is introduced for a satellite uplink and cable distribution system in which a cable system head-end utilizes the statistical multiplexing techniques which incorporate the composite  
10 reencoder system of the present invention. Such a system would allow selected components of one or more statistical multiplexers of compressed video received from the satellite downlink to be recombined into different statistical multiplex combinations for  
15 distribution through the cable system.

WO 97/39584

PCT/US97/05971

11

**BRIEF DESCRIPTION OF THE DRAWINGS**

The objects, features and advantages of the present invention will be apparent from the following  
5 detailed description, in which:

Figure 1 illustrates a block diagram of a compressed video reencoder system utilizing independent decoder and encoder elements.

Figure 2 illustrates a compressed video  
10 reencoder system in which header and subheader information forwarding between a decoder component and an encoder component is implemented.

Figure 3 illustrates a flow diagram of the logic responsible for detecting and forwarding header and  
15 subheader information in accordance with the reencoder system of Figure 2.

Figure 4 illustrates a flow diagram of the logic for inserting forwarded header and subheader information into a compressed video output data stream.

20 Figure 5 illustrates a block diagram of a portion of a compressed video motion compensator circuit demonstrating the interactions of the frame memories incorporated therein.

Figure 6 illustrates a compressed video program  
25 reencoder system implementing both header/subheader forwarding and a shared motion compensator architecture

WO 97/39584

PCT/US97/05971

12

in accordance with one embodiment of the present invention.

Figure 7 illustrates an alternative reencoder system implementing header/subheader forwarding and a  
5 shared motion compensator architecture.

Figure 8 illustrates a block diagram of a quantizer for use in the reencoder system of the present invention for controlling the compression ratio of a compressed video output data stream.

10 Figure 9 illustrates a statistical multiplexer system which implements reencoder systems in accordance with the present invention.

Figure 10 illustrates a system architecture for a compressed video distribution system, including a  
15 satellite uplink system and a cable distribution system head end which may incorporate the reencoder system of the present invention.

Figures 11A - 11D are used to illustrate a proof that the single shared motion compensator of the  
20 present invention can replace multiple motion compensators from other configurations.

WO 97/39584

PCT/US97/05971

13

**DETAILED DESCRIPTION OF THE INVENTION**

A method and apparatus are disclosed for modifying the compression ratio of digitally encoded video programs in a compressed video distribution system.

5 Although the present invention is described predominantly in terms of compression techniques for video information encoded in accordance with the MPEG standard, the concepts and methods are broad enough to encompass video compression systems using other techniques. The present

10 invention is applicable to both constant bit rate (CBR) and variable bit rate (VBR) encoded data streams. Throughout this detailed description, numerous specific details are set forth such as quantization levels and frame types, etc. in order to provide a thorough

15 understanding of the present invention. To one skilled in the art, however, it will be understood that the present invention may be practiced without such specific details. In other instances, well-known control structures and encoder/decoder circuit components have

20 not been shown in detail in order not to obscure the present invention.

In many instances, components implemented within the present invention are described at an architectural, functional level. Many of the elements

25 are well known structures, particularly those designated as relating to MPEG compression techniques. Additionally, for logic to be included within the system of the present invention, flow diagrams are used in such a manner that those of ordinary skill in the art will be

30 able to implement the particular methods without undue

WO 97/39584

PCT/US97/05971

14

experimentation. It should also be understood that the techniques of the present invention may be implemented using numerous technologies. For example, the entire system could be implemented in software running on a computer system, or implemented in hardware via either a specially designed application specific integrated circuit (ASIC) or programmable logic devices. It will be understood by those skilled in the art that the present invention is not limited to any one particular implementation technique and those of ordinary skill in the art, once the functionality to be carried out by such components is described, will be able to implement the invention with various technologies without undue experimentation.

Referring now to Figure 1 there is shown a reencoder system that implements an independent decoder/encoder method for varying the data rate of an encoded video program stream from a first rate to a second rate in accordance with the first and second compression ratios, respectively. In this case, a compressed video program is reencoded by coupling a decoder 110 with an encoder 150. That is, the composite reencoder system first decodes the previously encoded video program and then encodes it once again, using a different compression ratio. In most cases, the different compression ratio will be higher, but in an alternative embodiment, a lower compression ratio may be used. In the system of Figure 1, both the decoder 110 and encoder 150 are compatible with the standards of the MPEG specifications. The decoder 110 first uses an Inverse-Variable-Length Coder (IVLC) 112 to translate



WO 97/39584

PCT/US97/05971

15

variable-length codewords to quantized DCT coefficients. The quantized DCT coefficients are then processed by an Inverse Quantizer (IQ<sub>1</sub>) 114 and an Inverse Discrete Cosine Transformer (IDCT) 116 in order to recover the prediction errors corresponding to each pixel. The final decoding step is to reconstruct an approximation of the original pixels by summing the prediction errors at adder 117 and the pixel predictions provided by a Motion Compensator unit (MC) 118.

10               Once the data stream has been decoded and the pixels have been reconstructed, the image sequence can be compressed once again using a different compression ratio. The first step in the encoding process is to subtract the pixel predictions at subtractor 151 provided  
15 by a second Motion Compensator unit (MC) 152 from the reconstructed pixels to obtain a prediction error signal. This signal is then transformed by a Discrete Cosine Transform unit (DCT) 154 to a sequence of DCT coefficients, these coefficients are then quantized by  
20 Quantizer unit (Q<sub>2</sub>) 156, and finally, variable length codewords are assigned to the quantized DCT coefficients by the Variable Length Coder (VLC) 158. Additional encoder processing units, consisting of an Inverse Quantizer (IQ<sub>2</sub>) 160, an Inverse Discrete Cosine Transform  
25 Unit (IDCT) 162 and the Motion Compensator (MC) 152, are needed to duplicate the decoding process, thereby insuring that the same pixel predictions will be generated by this encoder 150 and all subsequent decoders as noted in the above-referenced ISO/IEC publication  
30 13818-2. It will be understood that this architecture is necessary to maintain synchronization among MPEG encoders

WO 97/39584

PCT/US97/05971

16

and decoders. In the embodiment described with respect to Figure 1, it should be recognized that the quantizer is a combination of a quantizer and a scaler. That is, the DCT coefficients are first quantized and then the  
5 quantized results are normalized by dividing by the size of the quantization step. Similarly, the inverse quantizers reverse the normalization by multiplying the quantized and scaled coefficients by the same quantization step size.

10 The compression ratio for the encoder 150 is determined by the quantizer ( $Q_2$ ) 156 and the VLC 158. The efficiency of the VLC 158 is determined by the amplitude and pattern of the quantized DCT coefficients and since the tables specifying the VLC are generally fixed, the  
15 VLC cannot be used to vary the compression rate. Instead, the precision of the quantizer is varied, either by increasing the precision to increase the coefficient amplitude and therefore the data rate, or by reducing the precision to reduce the coefficient amplitude and hence,  
20 the data rate. In this way, the data rate at the output of the encoder 150 can be made less than the data rate at the input of the decoder 110 by adjusting the quantization precision of  $Q_2$  156.

The disadvantage of the reencoder system of  
25 Figure 1 is its complexity and cost. Although decoders are becoming highly integrated and relatively inexpensive, encoders continue to remain complex and costly, not only because of smaller production quantities, but because of the computational complexity  
30 of the motion estimation process, and the need for complex algorithms to determine the best method of

WO 97/39584

PCT/US97/05971

17

encoding to be used at various stages of the implementation. These steps are not required in the corresponding decoders.

One method of reducing the cost of the reencoder system of Figure 1 is to utilize some of the same information that was derived during the original encoding process. Information specifying the motion vectors and the decisions made during the original encoding process can be extracted from the compressed data stream. For example, the same motion vectors may be utilized during the encoding step of Figure 1, thereby eliminating the need for another motion estimation step. The same motion vectors as included in the original data stream may be utilized by the motion compensator (MC) 152 shown in the encoder 150 of Figure 1. In addition, certain encoding decisions, such as the choice of intra-coding, forward prediction, backward prediction, bi-directional prediction, no motion compensation, and field or frame coding, may all be omitted during the reencoder's encoding stage, and instead performed in accordance with the modes selected during the original encoding process. Information specifying the motion vectors and the decisions made during the original encoding process can be extracted from the compressed data stream.

The encoding stage of the reencoder can also be simplified by omitting the step of encoding the high-level formatting data. For instance, the MPEG standards specify a hierarchy of header and header extension layers, each consisting of a unique startcode followed by

WO 97/39584

PCT/US97/05971

18

a series of fixed length and/or variable-length codewords. These headers and header extensions precede each frame of picture data and provide information that is needed for proper decoding of the picture data.

- 5 Generally, these headers and header extensions would not need be modified during the reencoding process. In the case of MPEG, one exception is a codeword in each picture header that is sometimes used by decoders to maintain proper synchronization of their corresponding channel
- 10 buffers. Since the reencoding process can change the number of bits used to represent each frame, this codeword must be adjusted to insure that the output bit stream remains fully compliant with the MPEG standard. However, this codeword is not needed and remains constant
- 15 when using VBR encoding, and in this case no adjustment of the header and header extensions are necessary. More information about MPEG headers can be found at Section 6.2 of ISO/IEC Spec. 13818-2.

- Referring now to Figure 2, there is illustrated
- 20 a reencoder system incorporating the header (static information) forwarding aspect of the present invention. The reencoder system shown in Figure 2 includes a header forwarding path or bus 230 for forwarding a copy of the header and header extension layers to the output side of
- 25 the encoder portion 250 from the input side of the decoder portion 210. For hardware implementations, either a serial or parallel data path may be used in combination with a delay device, such as a First-In-First-Out (FIFO) memory. The FIFO can be used to
- 30 compensate for the processing delay between the decoder 210 and the encoder 250.

WO 97/39584

PCT/US97/05971

19

The inverse variable length coder (IVLC) 212 detects these header layers and routes them onto the forwarding path 230. At the output, the variable length coder (VLC) 258 inserts the pre-encoded header  
5 information into the output stream at the appropriate time.

A flowchart describing the functions to be carried out by the logic to be incorporated into the IVLC 212 is shown in Figure 3 as the IVLC Header Forwarding  
10 Procedure 300. In the MPEG example, the end of the header and extension layers and the beginning of the encoded picture data is signaled by the detection of the first slice header. In accordance with one embodiment of the present invention, all data is initially routed to  
15 the header forwarding path 230 until the start code corresponding to the first slice header is detected at step 320. The modified IVLC 212 then inserts a unique 'end marker' code into the forwarded stream at step 340 so that this point will be easily detected by the  
20 receiving VLC unit 258. This unique end marker may be chosen to be one of the reserved start codes that are not used by any of the MPEG standards. All subsequent data is then processed internally by the decoder portion 210 and not copied onto the header forwarding path 230 until  
25 the detection of the next start code that is not part of a slice header. Such a start code will not be detected until all of the picture data has been received.

A flowchart describing the functions to be carried out by the logic incorporated into the  
30 corresponding VLC unit 258 is shown in Figure 4 as the VLC Header Insertion Procedure 400. The VLC 258 copies

WO 97/39584

PCT/US97/05971

20

all data from the header forward path 230 to the output stream at step 430 until an end marker is detected at decision box 420. The end marker is then discarded and the VLC 258 begins to receive data from the primary  
5 stream at step 440. The VLC 258 continues to operate conventionally until the entire picture has been processed. After the picture is completed, the VLC 258 will again begin to accept data from the header forward path 230 at step 410 until another end marker is detected  
10 at decision box 420.

Although the functionality described with respect to Figures 3 and 4 is described as logic to be performed by circuitry incorporated into the IVLC 212 and VLC 258, respectively, it will be recognized by those of  
15 ordinary skill in the art that alternative embodiments may be implemented. For example, rather than incorporating logic for performing the functionality within the IVLC and VLC units, header detect and forward logic may be incorporated prior to the IVLC at the data  
20 receiving point for the decoder section 210. Similarly, header receipt and insertion logic may be incorporated external to the VLC unit for inserting the header information into the output data stream from the encoder section 250 of the composite reencoder system of Figure  
25 2. In another alternative embodiment, rather than incorporating header receipt and insertion logic, a delay line may be incorporated into the header forwarding path 230 such that the forwarded header information is timed to be received and inserted into the output stream when  
30 it is needed for output from the reencoder system.

WO 97/39584

PCT/US97/05971

21

A significant portion of the cost of the reencoder system shown in Figure 2 is due to the memory components associated with each of the two motion compensators 118 and 152. Each motion compensator must  
5 contain at least one frame of storage if B-frames are not supported, and two frames of storage if B-frames are supported.

A simplified block diagram of a motion compensator 500 supporting B-frames is shown in Figure 5.  
10 The sequencing of the control signals, consisting of a Write/Read selector (WR1) for frame memory 1 (505), a Write/Read selector (WR2) for frame memory 2 (510), and multiplexer selector signals (SLCT\_A, SLCT\_B, and SLCT\_C), is demonstrated in Table I below:

WO 97/39584

PCT/US97/05971

22

Frame Display Order	Frame Processing Order	WR1	WR2	SLCT_A	SLCT_B	SLCT_C
B <sub>0</sub>	I <sub>2</sub>	0	1	0	0	1
B <sub>1</sub>	B <sub>0</sub>	0	0	0	1	0
I <sub>2</sub>	B <sub>1</sub>	0	0	0	1	0
B <sub>3</sub>	P <sub>5</sub>	1	0	1	1	1
B <sub>4</sub>	B <sub>3</sub>	0	0	1	0	0
P <sub>5</sub>	B <sub>4</sub>	0	0	1	0	0
B <sub>6</sub>	P <sub>8</sub>	0	1	0	0	1
B <sub>7</sub>	B <sub>6</sub>	0	0	0	1	0
P <sub>8</sub>	B <sub>7</sub>	0	0	0	1	0
B <sub>9</sub>	P <sub>11</sub>	1	0	1	1	1
B <sub>10</sub>	B <sub>9</sub>	0	0	1	0	0
P <sub>11</sub>	B <sub>10</sub>	0	0	1	0	0
B <sub>12</sub>	P <sub>14</sub>	0	1	0	0	1
B <sub>13</sub>	B <sub>12</sub>	0	0	0	1	0
P <sub>14</sub>	B <sub>13</sub>	0	0	0	1	0
B <sub>15</sub>	I <sub>17</sub>	1	0	1	1	1
B <sub>16</sub>	B <sub>15</sub>	0	0	1	0	0
I <sub>17</sub>	B <sub>16</sub>	0	0	1	0	0
B <sub>18</sub>	P <sub>20</sub>	0	1	0	0	1
B <sub>19</sub>	B <sub>18</sub>	0	0	0	1	0
P <sub>20</sub>	B <sub>19</sub>	0	0	0	1	0

Table I: Motion Compensator Control Signals

Frames which will be needed to predict other

5 frames must be stored in one of the two frame memories. These frames are the I- and P-frames, since B-frames are never used for prediction. Therefore, only the I- and P-frames are transferred from the 'Write Data' port to one of the two frame memories. If the first of the two frame

10 memories is selected for storing a particular I- or P-frame, then the second frame memory will be selected for storing the next I- or P-frame, and the selection will



WO 97/39584

PCT/US97/05971

23

continue to toggle for each following I- or P-frame thereafter. Each arriving pixel is written to the location within the selected frame memory that is specified by the Write Address Generator 520. In this  
5 case, the addressing sequence is fixed and is synchronized with the sequence that the pixels are received at the Write Data port.

Motion compensation is performed during the process of reading data from the frame memories. When an  
10 I-frame is being processed, no prediction is necessary, and the output from the Read Data port of the motion compensator is discarded. When P-frames are received, forward prediction is performed using the frame memory containing the I- or P-frame that precedes the current  
15 frame. This frame memory is addressed by the first of the two Read Address Generators 530 using the motion vectors decoded from the received bit stream. This occurs at the same time that the incoming P-frame is written to the other frame memory under the control of  
20 the Write Address Generator 520.

When a B-frame is received, two frames are needed to generate a bi-directional prediction. In this case, the frame memory containing the preceding I- or P-frame is addressed by the first Read Address Generator  
25 530, and the frame memory containing the following I- or P-frame is addressed by the second Read Address Generator 540. The Write Address Generator 520 is not used for B-frames, since B-frames are not used for prediction and therefore do not need to be stored.

WO 97/39584

PCT/US97/05971

24

The most frequent type of predictions used during B-frames are bi-directional. In this case, the forward prediction derived from the frame memory addressed by the first Read Address Generator 530 must be averaged with the backwards prediction derived from the other frame memory addressed by the second Read Address Generator 540. The control signals SLCT\_A and SLCT\_B will select the forward and backwards predictions, respectively, so that they may be averaged by the output adder 550.

The reencoder system of Figure 2 may be constructed using only a single shared motion compensator instead of two independent motion compensators. The reencoder shown in Figure 6 utilizing only a single motion compensator 630 is functionally compatible as a substitute for the reencoder system of Figure 2. A proof supporting this novel and nonobvious replaceability is provided at the end of this detailed description.

In Figure 6, a single, shared motion compensator 630 outputs the difference between the individual predictions provided by the decoder and encoder units respectively, of the reencoder system shown in Figure 2. In this way, any errors due to the difference between the original quantization and the quantization performed by quantizer Q<sub>2</sub> 656 will be compensated for in all future frames which are either directly or indirectly derived from information in the current frame.

The shared motion compensator reencoder system shown in Figure 6 can be further simplified, but not

WO 97/39584

PCT/US97/05971

25

without sacrificing an important advantage for some implementations in that the resulting reencoder could no longer be realized as an adaptation of an existing decoder architecture. The most complex portion of this structure is similar to a basic decoder. This means that a decoder may be adapted to this application by adding a DCT, an IDCT, a quantizer, an inverse quantizer, and a VLC, either in the same IC device or in one or more external devices. Ideally, the decoder would be modified to output a header forwarding stream directly to the VLC unit. The decoder could also be modified to accept its input to the motion compensator from an external subtractor, but this is not essential, since the subtractor could write its output directly into the motion compensator's frame memory. Recall that only the I- or P-frames need to be stored at the motion compensator, and during such frames only one of the two frame memories is used for prediction, hence leaving the second frame memory available to accept the new frame. Even in highly integrated implementations, the frame memories are generally assigned to separate IC packages. Note that as an alternative to performing the subtraction prior to the motion compensator 630, the subtraction may be performed prior to the IDCT 162. This case is illustrated by the dashed line in Figure 6.

An alternative shared motion compensator reencoder system 700 is illustrated in Figure 7. The reencoder system 700 has been further modified by performing the prediction subtraction in the DCT domain instead of in the pixel domain. This structure is derived from the reencoder implementation of Figure 6.

WO 97/39584

PCT/US97/05971

26

As in the previous implementation, the pixel errors are stored in the frame memories of the motion compensator, although in this case, only one IDCT 762 is required instead of two.

5           The shared motion compensator reencoder system 700 shown in Figure 7, illustrates that the quantizer  $Q_2$  756 can accept an external quality-level parameter to control the accuracy of the video signal after reconstruction. In one implementation, the process of  
10 re-quantizing the reconstructed DCT coefficients is performed based on a constant picture quality criterion, and in this case, the quality-level parameter remains fixed or changes only slightly during the entire reencoding process. However, in some applications it is  
15 more important that the output data rate remain constant. In such cases, the quality-level parameter can be adjusted as needed to insure that this output data rate is maintained. As will be described below with respect to Figure 8, the quality-level parameter affects the  
20 resulting perceived image quality, which is subjective in nature, but may not have a one-to-one correspondence with the resulting accuracy of the reproduction.

One method for implementing a quantizer that delivers a specified level of picture quality is shown in  
25 Figure 8. Typically, an MPEG quantizer accepts a parameter, referred to herein as the quantizer-scale code. The quantizer 830 maps the quantizer-scale code to a scaling factor which is used as an input to a multiplier acting upon the incoming stream of DCT  
30 coefficients. The quantizer-scale code could be derived directly from the input quality-level parameter, but this

WO 97/39584

PCT/US97/05971

27

would not account for the viewer's variation in perceptual sensitivity to different types of scenes. For example, during complex moving scenes, a viewer is less likely to notice quantization errors than in simple scenes with very little movement. Therefore, it is advantageous to permit relatively large quantization errors in the complex moving regions of a picture and relatively small quantization errors in the simpler, stationary regions. The Macroblock Analyzer 810 shown in Figure 8 identifies such complex and simple regions and outputs a signal that is indicative of the region's error masking qualities. In a typical MPEG implementation, the regions would be defined by non-overlapping blocks of 16 x 16 pixels, also referred to as macroblocks. There are numerous systems known in the art for analyzing the complexity and other characteristics of an incoming data stream and determining an acceptable quantizer-scale code to provide to a standard MPEG quantizer. Accordingly, the details for such an implementation are not discussed in detail herein.

Frequently, the ideal quantizer-scale code that would normally be derived from the quality-level parameter received as an input to the quantizer, and the scene complexity indicator received from the Macroblock Analyzer 810, would be similar, but not identical to the quantizer-scale code used during the most recent encoding process. In such cases, it is advantageous to use the same quantizer-scale code as used during the last encoding process since this will minimize the build-up of quantization errors which normally occurs when multiple encoding processes are applied. Likewise, using a

WO 97/39584

PCT/US97/05971

28

quantizer-scale code that is an integer multiple of the one used during the original encoding process will also minimize the build-up of quantization errors. The previous quantizer-scale code can be easily extracted  
5 from the input data stream by Data Stream Parser 840. The Look-Up Table (LUT) 820 then assigns a new quantizer-scale code based on the quality level parameter received as input to the quantizer, the scene complexity indicator received from the Macroblock Analyzer 810, and the last  
10 quantizer-scale code received from Data Stream Parser 840. The quantization is then performed in a conventional manner by the Quantizer 830 using the new quantizer-scale code received from LUT 820.

In correcting the data rate by adjusting the  
15 quantizer-scale code, it is advantageous in one embodiment to begin by editing just the B-frames. Because B-frames are never used for predicting other frames, any errors introduced by changing the quantization for B-frames will not be propagated to other  
20 frames. If editing just B-frames does not sufficiently correct the data rate, then P-frames should be edited next, resorting to editing I-frames only if that still proves insufficient.

It is possible to implement a statistical  
25 multiplexing system using multiple reencoders such as those described with respect to Figures 2, 6 and 7. This is particularly advantageous when no feedback is possible between the multiplexer and the encoders, as is the case when some or all of the programs are pre-encoded or  
30 encoded in a remote location that is inaccessible to the multiplexer. An example of such a statistical

WO 97/39584

PCT/US97/05971

29

multiplexing system 900 is shown in Figure 9. Each of the xN reencoders 901-9xN regenerates a corresponding bit stream using a quality-level parameter derived by a device which monitors the level of fullness of the reencoder output buffers. In this example, the device is a Look-Up Table (LUT) 910 which monitors the time duration corresponding to the data in one of the xN output buffers. It is assumed in this case that the multiplexing is based on an algorithm which selects the next packet from one of the N output buffers based on the order in which the packets are to be decoded. When such an algorithm is used, each buffer will tend to contain an amount of data corresponding to the same time interval, and therefore only one of the xN buffers will need to be monitored. An example of such a statistical multiplexer system is described in a co-pending application entitled "Method and Apparatus for Multiplexing Video Programs for Improved Channel Utilization" Serial Number 08/560,219, filed 11/21/95 and assigned to the assignee of the present invention.

Figure 10 illustrates one embodiment of a complete system architecture for a compressed video distribution system in which the reencoder-based statistical multiplexer of Figure 9 may be implemented. In this system, a number of video program sources (only one subset of one subset are shown) are each encoded with a desirable video compression standard. The video sources  $A_1$  to  $A_n$ , 1001-100n may be videocassette or laser disk players playing different programs, or the same program with different start times. Each program is

WO 97/39584

PCT/US97/05971

30

respectively encoded by video encoders 1011, 1012 to 101n. The outputs of the video encoder systems are combined by a first multiplexer 1020 to generate a first multiplex stream 1025 of encoded video programs. There  
5 can be numerous bundles of encoded video programs, each being multiplexed respectively by compressed video multiplexers 1020, 1030 to 10M0 to generate compressed video multiplexes 1025, 1035 to 10M5, respectively.

The compressed video program multiplexes 1025-  
10 10M5 may then be forwarded to a satellite transmitter system 1040 and uplinked to a satellite 1050 for redistribution. In one embodiment of the distribution system, each multiplex 1025, 1035 to 10M5, would be uplinked to a difference transponder of the satellite  
15 1050. The satellite 1050 downlinks the compressed video multiplexes to any of a plurality of distribution head-end systems such as the head-end system 1100. The head-end systems such as the head-end system 1100 may be widely distributed within the downlink range of the  
20 satellite 1050.

The exemplary head-end system 1100 includes a satellite receiver 1110 for receiving the downlink signals from one or more transponders of the satellite 1050. The downlink signals are then provided to the  
25 various tuner/demodulators 1120, 1130 to 11M0. These tuner/demodulators recover the multiplexes of compressed video programs from the modulated signals carried by the one or more transponders of satellite 1050 and provide the multiplexes to selector/demultiplexers 1200, 1210 to  
30 12Q0. The selector/demultiplexers 1200, 1210 to 12Q0 are



WO 97/39584

PCT/US97/05971

31

responsible for demultiplexing any number or combination of selected video programs from the various multiplexes received from tuner/demodulators 1120, 1130 to 11M0. The demultiplexed, previously encoded and compressed video programs 1 to  $N_i$  are provided to statistical multiplexers 900, 910 to 9Q0, such as the one described above with respect to Figure 9. The statistical multiplexers combine the desired video programs into statistically multiplexed data streams for distribution through various distribution systems 1310, 1320 to 13Q0. Each of these distribution systems may carry different combinations of statistically multiplexed video program streams selected from the originally encoded video sources. These may then be selectively distributed to subscribers 1401 to 140I (I may, of course, be greater than 9) who each will have a video program decoder suitable for decoding the compressed video information by the standard used for encoding the data, such as the MPEG decoders described above.

In the head-end system 1100, there is incorporated the statistical multiplexing system 900, such as the one described with respect to Figure 9. As noted above, the statistical multiplexer system 900 may advantageously incorporate numerous of the shared motion compensator reencoder systems of the present invention to reduce the complexity and cost of such as statistical multiplexing system. Thus, the shared motion compensator systems described with respect to Figures 2, 6 and 7 are advantageously incorporated into a complete compressed video distribution system.

WO 97/39584

PCT/US97/05971

32

**Implementing a Single, Shared Motion Compensator**

The following, with reference to Figures 11A - 11D, demonstrates the effectiveness of the single, shared motion compensator architecture of the present invention.

5           A portion of Figure 2 is reproduced in Figure 11A with labels a through e attached to key points. It is useful to express the signals occurring at points b, c, and d in mathematical terms:

$$(1) \quad b = a + MC(b)$$

10           (2)    $c = b - d$

$$(3) \quad d = MC(d + e)$$

where MC() is the motion compensation operator, implemented by delaying the input signal by one frame interval and spatially rearranging the pixels of that  
15 frame according to a given set of motion vectors. In this case, the motion compensators in (1) and (3) use the same set of motion vectors and therefore both MC operations are identical.

Substituting (1) and (3) into (2) yields:

20           (4)    $c = a + MC(b) - MC(d + e).$

Since the motion vectors are the same, the motion compensator is a linear function and therefore:

$$(5) \quad c = a + MC(b - d - e).$$

If (2) is substituted into (5) then:

25           (6)    $c = a + MC(c - e).$

Therefore this result can be realized using the structure shown in Figure 11B and it may be concluded that this structure is functionally equivalent to the one depicted in Figure 11A when the signal is observed at

WO 97/39584

PCT/US97/05971

33

point C or at any other point between point C and point E. On this basis, it may also be concluded that the structures shown in Figure 2 and Figure 6 are also functionally equivalent when compared at their respective  
5 outputs.

The same result could also be realized using the structure shown in Figure 11C, which was derived from Figure 11B. In this case, the subtraction is performed in the DCT domain instead of in the pixel domain.

10 To further simplify Figure 11C the adder is moved from the output to the input of the IDCT. This can be done simply by inserting an additional DCT at the output of the motion compensator. Then, however, the series IDCT and DCT at the output of the adder negate  
15 each other and therefore both blocks can be eliminated, as shown in Figure 11D. This resulting structure is now identical to the one shown in Figure 7.

There has thus been described an advantageously-implemented method and apparatus for a  
20 compressed video reencoder system which uses only a single shared motion compensator. Such a shared motion compensator system may be advantageously incorporated into a complete system architecture for a compressed video distribution system. Although the present  
25 invention has been described with respect to certain exemplary and implemented embodiments, it should be understood that those of ordinary skill in the art will readily appreciate various alternatives to the present invention. Accordingly, the spirit and scope of the  
30 present invention should be measured by the terms of the claims which follow.

WO 97/39584

PCT/US97/05971

34

## CLAIMS

What is claimed is:

- 1 1. An apparatus for modifying the compression ratio of  
2 a digitally encoded video program comprising:  
3 a compressed-video decoder for receiving and  
4 decoding a compressed-video program previously encoded at  
5 a first compression ratio, said compressed-video decoder  
6 for generating a decoded video stream;  
7 a video encoder in communication with said  
8 compressed video decoder for receiving said decoded video  
9 stream from the decoder and reencoding said video program  
10 at a second compression ratio and providing a compressed-  
11 video output stream; and  
12 a forwarding data path coupled between said decoder  
13 and encoder for forwarding previously encoded static  
14 information from said compressed-video program to be  
15 inserted into said compressed-video output stream.
- 1 2. The apparatus of claim 1 further comprising static-  
2 information detection logic for detecting said static-  
3 information in said compressed-video program and  
4 forwarding circuitry in communication with said static-  
5 information detection logic for copying said static  
6 information onto said forwarding data path.

WO 97/39584

PCT/US97/05971

35

1 3. The apparatus of claim 2 wherein said static-  
2 information detection logic further includes logic for  
3 detecting the end of said static information and  
4 circuitry for inserting an end marker onto said  
5 forwarding data path.

1 4. The apparatus of claim 2 wherein said decoder  
2 comprises an MPEG decoder including an inverse variable  
3 length coder (IVLC) and inverse quantizer (IQ), an  
4 inverse discrete cosine transform unit (IDCT) and a  
5 Motion Compensator (MC).

1 5. The apparatus of claim 4 wherein said static-  
2 information detection logic is incorporated into said  
3 IVLC.

1 6. The apparatus of claim 1 further comprising static-  
2 information insertion logic for detecting forwarded  
3 static information on said forwarding data path and  
4 insertion circuitry for inserting said static information  
5 into said compressed-video output stream.

1 7. The apparatus of claim 6 wherein said static-  
2 information insertion logic further includes end marker  
3 detection circuitry for detecting an end marker on said  
4 forwarding data path and for ending the insertion of  
5 static information into said compressed-video output  
6 stream.

1 8. The apparatus of claim 6 wherein said encoder  
2 comprises an MPEG encoder including a discrete cosine

WO 97/39584

PCT/US97/05971

36

3 transform unit (DCT), a quantizer and a Variable Length  
4 Coder (VLC).

1 9. The apparatus of claim 8 wherein said static-  
2 information insertion logic is incorporated into said VLC  
3 for inserting MPEG header information into said  
4 compressed-video output stream.

1 10 A compressed-video reencoder for modifying the  
2 compression ratio of a compressed-video program from a  
3 first compression ratio to a second compression ratio  
4 comprising a data forwarding path for forwarding a copy  
5 of data that remains unchanged in a reencoding process.

1 11. The compressed-video reencoder of claim 10 wherein  
2 said compressed video program comprises MPEG data and  
3 said unchanged data comprises static information  
4 including header and header extension data.

1 12. The compressed-video reencoder of claim 11 wherein  
2 said static information further comprises motion vectors  
3 associated with said compressed-video program.

1 13. A method for reencoding a compressed-video program  
2 from a first compression ratio to a compressed output  
3 stream at a second compression ratio comprising the steps  
4 of:

5 detecting static information in the compressed-video  
6 program;

7 forwarding a copy of the static information;

WO 97/39584

PCT/US97/05971

37

8           reencoding the remainder of the compressed video  
9   program data in accordance with said second compression  
10   ratio; and  
11           combining the forwarded static information with the  
12   reencoded remainder data to yield said compressed output  
13   stream.

1   14.   The method according to claim 13 wherein said  
2   compressed-video program is encoded in accordance with  
3   the MPEG standard, said detecting step comprising the  
4   step of detecting static information including MPEG  
5   header information in said compressed-video program.

1   15.   The method according to claim 14 wherein said static  
2   information further comprises motion vectors associated  
3   with said compression-video program.

1   16.   The method according to claim 15 wherein said  
2   forwarding step comprises the step of copying said header  
3   information onto a header forwarding data path.

1   17.   The method according to claim 16 wherein said  
2   combining step comprises the step of inserting said  
3   forwarded header information into said compressed output  
4   stream.

1   18.   A compressed-video reencoder for modifying the  
2   compression ratio of a compressed video program from a  
3   first compression ratio to a second compression ratio  
4   comprising:

WO 97/39584

PCT/US97/05971

38

5 decoder circuitry for receiving and decoding said  
6 compressed-video program;  
7 a shared motion compensator circuit coupled to  
8 communicate with said decoder circuitry and for providing  
9 motion compensation for decoding said compressed-video  
10 program; and  
11 encoder circuitry coupled to receive decoded video  
12 data from said decoder circuitry and for encoding said  
13 video data in accordance with said second compression  
14 ratio, said encoder circuitry coupled to communicate with  
15 said shared motion compensator circuit,  
16 said shared motion compensator circuit providing  
17 motion compensation for both said encoder circuitry and  
18 for said decoder circuitry.

1 19. The compressed-video reencoder of claim 18 further  
2 comprising a header forwarding data path coupled between  
3 said decoder circuitry and said encoder circuitry for  
4 forwarding static information including previously  
5 encoded header information to an output of said encoder  
6 circuitry.

1 20. The compressed-video reencoder of claim 19 wherein  
2 said static information further comprises motion vectors  
3 associated with said compressed-video program.

1 21. The compressed-video reencoder of claim 18 wherein  
2 said decoder circuitry includes:  
3 an inverse variable length coder (IVLC) unit coupled  
4 to receive said compressed-video program and for



WO 97/39584

PCT/US97/05971

39

5 translating variable-length codewords contained therein  
6 to quantized DCT coefficients;  
7 an inverse quantizer coupled to receive and process  
8 said quantized DCT coefficients from said IVLC unit;  
9 an inverse discrete cosine transform (IDCT) unit  
10 coupled to said inverse quantizer for recovering  
11 prediction errors corresponding to each pixel information  
12 contained in said compressed-video program; and  
13 an adder coupled to said IDCT unit and to said  
14 shared motion compensator for summing prediction errors  
15 and the output of said shared motion compensator.

1 22. The compressed-video reencoder of claim 21 wherein  
2 said encoder circuitry comprises:  
3 a discrete cosine transform (DCT) unit coupled to  
4 said adder to provide DCT coefficients;  
5 a quantizer coupled to said DCT unit to quantize  
6 said DCT coefficients;  
7 a variable-length coder (VLC) unit coupled to said  
8 quantizer to translate quantized DCT coefficients to  
9 variable-length code words;  
10 a second inverse quantizer coupled to said quantizer  
11 to process requantized DCT coefficients;  
12 a second IDCT unit; and  
13 a subtractor to produce an output that is  
14 representative of the difference between a prediction  
15 corresponding to said first compression ratio and a  
16 prediction corresponding to said second compression  
17 ratio.

WO 97/39584

PCT/US97/05971

40

1 23. The compressed-video reencoder of claim 22 wherein  
2 said second IDCT is coupled to said second inverse  
3 quantizer and said subtractor is coupled to receive  
4 inputs from said second IDCT and from said adder and  
5 coupled to provide input to said shared motion  
6 compensator.

1 24. The compressed-video reencoder of claim 22 wherein  
2 said subtractor is coupled to receive inputs from said  
3 second inverse quantizer and from said DCT and coupled to  
4 provide input to said second IDCT and wherein said second  
5 IDCT is coupled to provide input to said shared motion  
6 compensator.

1 25. The compressed-video reencoder of claim 22 wherein  
2 said quantizer operates at a quantization level  
3 responsive to a quantization parameter (quantizer-scale  
4 code).

1 26. The compressed-video reencoder of claim 25 further  
2 including circuitry for varying said quantization  
3 parameter responsive to an externally-specified quality  
4 setting (quality-level parameter).

1 27. The compressed-video reencoder of claim 26 further  
2 comprising circuitry for varying said quantization  
3 parameter responsive to a visual model which includes a  
4 quantification of the complexity of one or more regions  
5 of an image.

WO 97/39584

PCT/US97/05971

41

28. The compressed-video reencoder of claim 27 wherein said one or more regions of an image are non-overlapping blocks of pixels, said non-overlapping blocks collectively comprising a video frame.

1 29. The compressed-video reencoder of claim 26 further  
2 comprising circuitry for inhibiting the varying of said  
3 quantization parameter.

1 30. The compressed-video reencoder of claim 18 wherein  
2 said decoder circuitry comprises:  
3 an inverse variable length coder (IVLC) unit coupled  
4 to receive said compressed-video program;  
5 an inverse quantizer coupled to said IVLC unit; and  
6 an adder coupled to said inverse quantizer.

1 31. The compressed-video reencoder of claim 30 wherein  
2 said encoder circuitry comprises:  
3 a quantizer coupled to said adder;  
4 a variable-length coder coupled to said quantizer;  
5 a second inverse quantizer coupled to said  
6 quantizer;  
7 a subtractor coupled to said second inverse  
8 quantizer and said adder;  
9 an inverse discrete cosine transform unit coupled  
10 between said subtractor and said shared motion  
11 compensator; and  
12 a discrete cosine transform unit coupled between  
13 said shared motion compensator and said adder.

WO 97/39584

PCT/US97/05971

42

1 32. The compressed-video reencoder of claim 31 wherein  
2 said quantizer operates at a quantization level  
3 responsive to a quantization parameter (quantizer-scale  
4 code).

1 33. The compressed-video reencoder of claim 32 further  
2 including circuitry for varying said quantization  
3 parameter responsive to an externally-specified quality  
4 setting (quality-level parameter).

1 34. The compressed-video reencoder of claim 33 further  
2 comprising circuitry for varying said quantization  
3 parameter responsive to a visual model which includes a  
4 quantification of the complexity of one or more regions  
5 of an image.

1 35. The compressed-video reencoder of claim 34 wherein  
2 said one or more regions of an image are non-overlapping  
3 blocks of pixels, said non-overlapping blocks  
4 collectively comprising a video frame.

1 36. The compressed-video reencoder of claim 33 further  
2 comprising circuitry for inhibiting the varying of said  
3 quantization parameter.

1 37. A compressed-video reencoder for modifying the  
2 compression ratio of an encoded video program from a  
3 first compression ratio to a second compression ratio  
4 utilizing a single shared motion compensator for  
5 providing motion compensation for both decoding the

WO 97/39584

PCT/US97/05971

43

6 encoded video program and for reencoding the video  
7 program in accordance with the second compression ratio.

1 38. A statistical multiplexer comprising:  
2 a first compressed-video reencoder coupled to  
3 receive a first compressed data stream at a first  
4 compression ratio and for modifying said first compressed  
5 data stream to a first reencoded data stream at a second  
6 compression ratio;  
7 a second compressed-video reencoder coupled to  
8 receive a second compressed data stream at a third  
9 compression ratio and for modifying said second  
10 compressed data stream to a second reencoded data stream  
11 at a fourth compression ratio; and  
12 data stream multiplexing logic for selectively  
13 combining said reencoded data streams into a data stream  
14 multiplex.

1 39. The statistical multiplexer of claim 38 further  
2 comprising an additional plurality of compressed-video  
3 reencoders for receiving an additional plurality of  
4 compressed data streams for generating an additional  
5 plurality of reencoded data streams to be provided to  
6 said data stream multiplexing logic.

1 40. The statistical multiplexer of claim 38 wherein each  
2 of said compressed-video reencoders comprise decoding  
3 circuitry, encoding circuitry and a single shared motion  
4 compensator for providing motion compensation for both  
5 decoding and encoding circuitries.

WO 97/39584

PCT/US97/05971

44

1 41. The statistical multiplexer of claim 39 wherein each  
2 of said compressed-video reencoders comprise decoding  
3 circuitry, encoding circuitry, and a data forwarding path  
4 for forwarding static information from said decoding  
5 circuitry to said encoding circuitry.

1 42. The statistical multiplexer of claim 39 further  
2 comprising:  
3 output buffers coupled between said reencoders and  
4 said data stream multiplexing logic; and  
5 means for measuring the fullness of said output  
6 buffers and for providing a quality-level parameter to  
7 said reencoders for effecting the compression ratios of  
8 said reencoded data streams.

1 43. A compressed-video head-end distribution system for  
2 use in a satellite video distribution system comprising:  
3 a satellite receiver for receiving downlink signals  
4 from transponders of a satellite;  
5 a plurality of tuner/demodulators coupled to receive  
6 the downlink signals from the satellite receiver for  
7 recovering multiplexes of compressed-video programs from  
8 modulated signals carried by one or more transponders of  
9 a satellite;  
10 a plurality of selector/demultiplexers each coupled  
11 to each of said tuner/demodulators for selectively  
12 demultiplexing a selected combination of video programs  
13 from said multiplexes; and  
14 a statistical multiplexer for combining desired  
15 video programs into statistically multiplexed data  
16 streams for distribution,

WO 97/39584

PCT/US97/05971

45

17        said statistical multiplexer including a plurality  
18    of compressed-video reencoders for modifying a received  
19    compressed data stream at a first compression ratio to a  
20    reencoded data stream at a second compression ratio.

1    44. The compressed-video head-end distribution system of  
2    claim 43 wherein each of said compressed-video reencoders  
3    comprise decoding circuitry, encoding circuitry and a  
4    single shared motion compensator for providing motion  
5    compensation for both decoding and encoding circuitries.

1    45. The compressed-video head-end distribution system of  
2    claim 44 wherein each of said compressed-video reencoders  
3    comprise decoding circuitry, encoding circuitry, and a  
4    data forwarding path for forwarding static information  
5    from said decoding circuitry to said encoding circuitry.

1    46. The compressed-video reencoder of claim 25 further  
2    including circuitry for setting said quantization  
3    parameter to an integer multiple of a previous  
4    quantization parameter.

1    47. The compressed-video reencoder of claim 32 further  
2    including circuitry for setting said quantization  
3    parameter to an integer multiple of a previous  
4    quantization parameter.

WO 97/39584

PCT/US97/05971

1/10




FIG. 1



WO 97/39584

PCT/US97/05971

2/10




FIG. 2

WO 97/39584

PCT/US97/05971

3/10




FIG. 3

WO 97/39584

PCT/US97/05971

4/10




FIG. 4

WO 97/39584

PCT/US97/05971

5/10




FIG. 5

WO 97/39584

PCT/US97/05971

6/10




FIG. 6

WO 97/39584

PCT/US97/05971

7/10




FIG. 7

WO 97/39584

PCT/US97/05971

8/10




FIG. 8





FIG. 9

9/10





WO 97/39584

PCT/US97/05971

10/10




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 11D

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 97/05971

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 6 H04N7/26 H04N7/58

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 95 29561 A (BRITISH TELECOMM ;NILSSON MICHAEL ERLING (GB); MORRISON DAVID GEOFF) 2 November 1995	1-24,30, 31,37
Y	see the whole document	25-29, 32-36, 38-47
X	EP 0 637 893 A (NEDERLAND PTT) 8 February 1995	1-17
Y	see the whole document	25-29, 32-36, 46,47 18,21, 22,30,31
A		
Y	US 5 216 503 A (PAIK ET AL.) 1 June 1993	38-42
A	see abstract; figure 1	43-45
	---	
	---	
	---	
	-/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*A\* document member of the same patent family

Date of the actual completion of the international search

24 July 1997

Date of mailing of the international search report

08.08.97

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Foglia, P

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 97/05971

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 319 707 A (WASILEWSKI ANTHONY J ET AL) 7 June 1994 see column 33, line 11 - column 34, line 2; figure 24	43-45
X	EP 0 682 454 A (THOMSON BRANDT GMBH) 15 November 1995	1-17
A	see the whole document	18-47
X	EP 0 690 392 A (PHILIPS ELECTRONICS NV) 3 January 1996	1-24, 30, 31, 37
A	see the whole document	25-29, 32-36, 38-47
A	EP 0 685 971 A (SONY CORP) 6 December 1995 see abstract; figures	38-45
A	EP 0 680 221 A (SONY CORP.) 2 November 1995	

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 97/05971

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9529561 A	02-11-95	AU 2263795 A	16-11-95
		CA 2187793 A	02-11-95
		CN 1146840 A	02-04-97
		EP 0756803 A	05-02-97
-----			
EP 0637893 A	08-02-95	NL 9301358 A	01-03-95
		AU 672507 B	03-10-96
		AU 6880594 A	16-02-95
		CA 2128793 A	05-02-95
		CN 1111878 A	15-11-95
		FI 943622 A	05-02-95
		JP 7095090 A	07-04-95
		NO 942866 A	06-02-95
		US 5544266 A	06-08-96
-----			
US 5216503 A	01-06-93	AU 650219 B	09-06-94
		AU 2995592 A	01-07-93
		CA 2084178 A	25-06-93
		EP 0550843 A	14-07-93
		JP 6086261 A	25-03-94
		KR 9613654 B	10-10-96
-----			
US 5319707 A	07-06-94	AU 674721 B	09-01-97
		AU 5665594 A	24-05-94
		EP 0667082 A	16-08-95
		WO 9410802 A	11-05-94
-----			
EP 0682454 A	15-11-95	DE 4416967 A	16-11-95
		JP 7322269 A	08-12-95
		SG 28269 A	01-04-96
-----			
EP 0690392 A	03-01-96	FR 2722052 A	05-01-96
		FR 2724280 A	08-03-96
		JP 8051631 A	20-02-96
-----			
EP 0685971 A	06-12-95	JP 7322254 A	08-12-95
		JP 7327229 A	12-12-95
		CN 1122989 A	22-05-96
-----			
EP 680221 A	02-11-95	CA 2145834 A	01-10-95

## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 97/05971

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 680221 A		JP 7321664 A	08-12-95

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☒ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**